Updated on 2023/07/21

 
NOMURA Osamu
 
Scopus Paper Info  
Total Paper Count: 0  Total Citation Count: 0  h-index: 2

Citation count denotes the number of citations in papers published for a particular year.

Affiliation
Graduate School of Life Science and Systems Engineering Department of Human Intelligence Systems
Job
Specially Appointed Professor
E-mail
メールアドレス
Laboratory
2-4 Hibikino, Wakamatsu-ku, Kitakyushu-shi, Fukuoka
External link

Research Interests

  • Neural networks

  • Spiking neural networks

  • Neuromorphic computing

  • Reservoir computing

  • LSI

  • Analog computing

  • ロボットシステム

  • AI

Research Areas

  • Life Science / Cognitive and brain science

  • Informatics / Robotics and intelligent system

  • Informatics / Intelligent robotics

  • Informatics / Intelligent informatics

Degree

  • 東京工業大学  -  博士(理学)   2020.03

  • 九州工業大学  -  博士(工学)   2006.03

Biography in Kyutech

  • 2021.08
     

    Kyushu Institute of Technology   Graduate School of Life Science and Systems Engineering   Department of Human Intelligence Systems   Specially Appointed Professor  

Academic Society Memberships

  •   Society of International Symposium on Neuromorphic AI Hardware   Japan

Papers

  • Efficient Repetition Coding for Deep Learning Towards Implementation Using Emerging Non-volatile Memory with Write-errors Reviewed

    Ninnart Fuengfusin , Hakaru Tamukoh, Yuichiro Tanaka, Osamu Nomura, Takashi Morie

    International Joint Conference on Neural Networks (IJCNN2023)   2023.06

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • FPGA Implementation of a Chaotic Boltzmann Machine Annealer Reviewed

    Kanta Yoshioka, Yuichi Katori, Yuichiro Tanaka, Osamu Nomura, Takashi Morie and Hakaru Tamukoh

    International Joint Conference on Neural Networks (IJCNN2023)   2023.06

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Multiple Memory Accumulation and Recall by a Hippocampus Model Reflecting Emotional Values

    Akinobu Mizutani, Yuichiro Tanaka, Hakaru Tamukoh, Katsumi Tateno, Osamu Nomura, Takashi Morie

    The 11th RIEC International Symposium on Brain Functions and Brain Computer   2023.02

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Evaluation of Modular Reservoirs Using Chaotic Boltzmann Machines Reviewed

    Kazuo Nakahara, Yuichi Katori , Osamu Nomura, Hakaru Tamukoh, Takashi Morie

    The 4th International Symposium on Neuromorphic AI Hardware   2022.12

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Hardware-oriented Brain-inspired Model with Memory Accumulation and Recall Functions to Generate Actions of Home Service Robots Reviewed

    Akinobu Mizutani, Ichiro Kawashima, Yuichiro Tanaka, Hakaru Tamukoh, Katsumi Tateno, Osamu Nomura, Takashi Morie

    The 4th International Symposium on Neuromorphic AI Hardware   2022.12

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • CMOS VLSI implementation of a hippocampal conjunctive place-cue cells network Reviewed International journal

    Yuka Shishido, Osamu Nomura, Katsumi Tateno, Hakaru Tamukoh, Takashi Morie

    The 4th International Symposium on Neuromorphic AI Hardware   2022.12

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Performance Evaluation of a Reservoir Reinforcement Learning Model Considering Nonlinear Write Characteristics of Analog Memory Reviewed International journal

    Katsunori Tamai , Yuichi Katori , Hakaru Tamukoh, Osamu Nomura, Takashi Morie

    The 4th International Symposium on Neuromorphic AI Hardware   2022.12

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • 海馬モデルによる経験の蓄積と想起に基づくホームサービスロボットの行動生成

    水谷彰伸,川島一郎,田中悠一朗,田向 権,立野勝巳,野村 修,森江 隆

    電子情報通信学会ニューロコンピューティング研究会   2022.12

     More details

    Authorship:Corresponding author   Language:Japanese   Publishing type:Research paper (conference, symposium, etc.)

  • アナログメモリの非線形書き込み特性を考慮したリザバー強化学習モデルの性能評価

    玉井 克典,田向 権,香取 勇一,野村 修,森江 隆

    2022年第83回応用物理学会秋季学術講演会   2022.09

     More details

    Authorship:Corresponding author   Language:Japanese   Publishing type:Research paper (conference, symposium, etc.)

  • Direct Feedback Alignment学習を行うニューラルネットワークのディジタル回路実装

    越名咲斗,村上秀樹,川添晧平,野村修,森江隆

    電気・情報関係学会九州支部連合大会   2022.09

     More details

    Authorship:Corresponding author   Language:Japanese   Publishing type:Research paper (conference, symposium, etc.)

  • Robustness Of Spiking Neural Networks Based On Time-To-First-Spike Encoding Against Adversarial Attacks Reviewed International journal

    O. Nomura, Y. Sakemi, T. Hosomi, T. Morie

    the 65th IEEE International Midwest Symposium on Circuits and Systems ( IEEE )   2022.08

     More details

    Authorship:Lead author   Language:English   Publishing type:Research paper (international conference proceedings)

  • A Chaotic Boltzmann Machine Working as a Reservoir and Its Energy-Efficient LSI Implementation

    Osamu Nomura, Takashi Morie, Hakaru Tamukoh, Ichiro Kawashima, Kazuo Nakahara, Yuichi Katori

    2022.08

     More details

    Authorship:Lead author   Language:Japanese   Publishing type:Research paper (conference, symposium, etc.)

    日本   広島  

  • Robustness of Spiking Neural Networks based on Time-To-First-Spike Encoding against Adversarial Attacks Reviewed International journal

    O. Nomura, Y. Sakemi, T. Hosomi, T. Morie

    IEEE Trans. Circuits and Systems II ( IEEE )   2022.06

     More details

    Authorship:Lead author   Language:English   Publishing type:Research paper (scientific journal)

    DOI: 10.1109/TCSII.2022.3184313

  • Energy-Efficient Convolution Module With Flexible Bit-Adjustment Method and ADC Multiplier Architecture for Industrial IoT Reviewed International journal

    Tao Li,Yitao Ma,Ko Yoshikawa,Osamu Nomura,Tetsuo Endoh

    IEEE Transactions on Industrial Informatics ( IEEE )   18 ( 5 )   3055 - 3065   2022.05

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (scientific journal)

    Offloading the unprecedented growing data to the edge exhibits a mainstream trend in the Industrial Internet of Things (IIoT) era, delivering far-reaching impacts in all aspects of our daily lives, including transportation, health care, and entertainment. However, voluminous data analyzes and processing at the edge will unavoidably raise the edge processor's burden and dramatically expand its design complexity and energy dissipation. This article proposes a flexible bit-adjustment-based energy-efficient convolution module with an approximate divide-and-conquer (ADC) multiplier for compact and low-power edge processor design. The maximum distribution search technique is utilized to exploit the optimal fixed-point representation format for both input and output of the convolution module. The neural network manifests the same precision as a 32-b floating-point multiplication deploying the determined representation formats. An ADC multiplier is proposed to realize the convolution module by eliminating the high-bit multiplication between weights and feature maps. The dynamic power consumption of the ADC multiplier-based convolution module with the Q(6,9) input and Q(7,8) output representation formats is 3.85% lower than that of the 16-b signed multiplication circuit. Furthermore, the dynamic power consumption with Q(6,9) input is capable of being decreased by 15.38% for the 16-b convolution if the output is represented by the Q(1,14) format and by up to 39.93% for the 64-b multiplication. The practical verification system of the convolution module working on a field-programmable gate array evaluation board exhibits an outstanding low-power characteristic.

    DOI: 10.1109/TII.2021.3106242

  • Development of quantization YOLO model and WER tolerance evaluation for VC-MRAM implementation

    YOENGJYE YEOH, Hakaru Tamukoh, Osamu Nomura, Hiroko Arai, Hiroshi Imamura, Takashi Morie

    第69回 応用物理学会春季学術講演会   2022.03

     More details

    Authorship:Corresponding author   Language:Japanese   Publishing type:Research paper (conference, symposium, etc.)

  • A Memory-based LSI Architecture for Entorhinal-hippocampal Model Reviewed

    O. Nomura, I. Kawashima, S. Uenohara, Y. Tanaka, A. Mizutani, K. Takada, K. Tateno, H. Tamukoh, T. Morie

    The 3rd International Symposium on Neuromorphic AI Hardware   2022.03

     More details

    Authorship:Lead author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Numerical Simulation for Analog VLSI Implementation of Reinforcement Learning Using Reservoir Computing Reviewed

    K. Tamai, K. Kawazoe, Y. Shishido, Y. Katori, H. Tamukoh, O. Nomura, T. Morie

    The 3rd International Symposium on Neuromorphic AI Hardware   2022.03

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • A Co-Design Environment for AI Hardware Simulation Using PyLTSpice Reviewed

    Y. Shishido, K. Kawazoe, K. Tamai, Y. Katori, H. Tamukoh, O. Nomura, T. Morie

    The 3rd International Symposium on Neuromorphic AI Hardware   2022.03

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Memory Capacity of Reservoir Computing Using Chaotic Boltzmann Machines Reviewed

    K. Nakahara, Y. Katori, H. Tamukoh, O. Nomura, T. Morie

    The 3rd International Symposium on Neuromorphic AI Hardware   2022.03

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • A Co-design Environment for Computational Models and Circuits Using PyLTSpice and Its Application to Circuit Design for Reinforcement Learning Using Reservoir Computing

    Y. Shishido, K. Kawazoe, K. Tamai, Y. Katori, H. Tamukoh, O. Nomura, T. Morie

    The 10th RIEC Int. Symp. on Brain Functions and Brain Computer (BFBC2022)   2022.02

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • Numerical Simulation for VLSI Implementation of Reinforcement Learning Using Reservoir Computing Reviewed

    K. Tamai, K. Kawazoe, Y. Shishido, Y. Katori, H. Tamukoh, O. Nomura, T. Morie

    The 10th RIEC Int. Symp. on Brain Functions and Brain Computer (BFBC2022)   2022.02

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

  • 不揮発性アナログメモリの適用を目指したリザバー計算に基づく強化学習回路の設計

    川添皓平,玉井克典,宍戸優樺,香取勇一,田向権,野村修,森江隆

    電気学会 電子回路研究会   2021.12

     More details

    Authorship:Corresponding author   Language:Japanese   Publishing type:Research paper (conference, symposium, etc.)

  • Design of a VLSI circuit with non-volatile analog memory for reinforcement learning using reservoir computing Reviewed

    K. Kawazoe, Y. Katori, H. Tamukoh, O. Nomura, T. Morie

    9th International Symposium on Applied Engineering and Sciences (SAES2021)   2021.12

     More details

    Authorship:Corresponding author   Language:English   Publishing type:Research paper (international conference proceedings)

▼display all

Conference Prsentations (Oral, Poster)

  • 「AI処理と集積回路」 Deep LearningからNeuromorphicまで Invited

    野村 修

    久留米工業高等専門学校 講義 

     More details

    Event date: 2023.01.16   Language:Japanese  

  • Analog Neuromorphic Hardware for Energy- Efficient AI Computing Invited

    Osamu Nomura

    JST-NSTC Workshop 2022 Nanoelectronics and System Integration for AI  2022.12  JST-NSTC

     More details

    Event date: 2022.12.19   Language:English  

  • Analog Neuromorphic Hardware for a Chaotic Boltzmann Machine Working as a Reservoir Invited

    Osamu Nomura, Takashi Morie, Hakaru Tamukoh, Kazuo Nakahara, Yuichi Katori

    2022 Workshop on Future Computing (WFC22)  2022.12  National Cheng Kung University

     More details

    Event date: 2022.12.15 - 2022.12.16   Language:English  

  • Analog Neuromorphic Hardware for Energy-efficient AI Computing Invited

    Osamu Nomura

    The 18th Embedded Vision Workshop In Conjunction With CVPR  2022.06  IEEE

     More details

    Event date: 2022.06.19 - 2022.06.24   Language:English   Country:United States  

Industrial Property

  • 演算処理装置

    川島 一郎,田向 権,森江 隆,野村 修

     More details

    Application no:特願2023-088827  Date applied:2023.05.31

  • 演算処理装置

    森江隆、田向権、立野勝巳、川島一郎、上ノ原誠二、野村修

     More details

    Application no:PCT/JP2023/007251  Date applied:2023.02.02

  • 演算処理装置

    川島 一郎,田向 権,森江 隆,立野 勝巳,野村 修

     More details

    Application no:特願2022-063290  Date applied:2022.04.06

  • 演算処理装置

    川島 一郎,田向 権,森江 隆,立野 勝巳,野村 修,上ノ原 誠二

     More details

    Application no:特願2022-033282  Date applied:2022.03.04

Activities of Academic societies and Committees

  • ニューロモルフィックAIハードウェア研究センター   運営委員