研究者詳細 - 黒崎　正行

論文 - 黒崎　正行

分割表示222 件中 101 - 120 件目／全件表示 >>

Novel THP Scheme with Minimum Noise Enhancement for Multi-User MIMO Systems 査読有り

Shogo Fujita, Leonardo Lanante Jr., Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E96-A ( 6 ) 1340 - 1347 2013年06月

Sampling Frequency Offset Estimation for Digital Terrestrial Television Broadcasting System 査読有り

Nico Surantha, Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi

IEICE Communication Express 2 ( 5 ) 224 - 230 2013年05月

JPEG 2000 wireless image transmission system using encryption domain authentication 査読有り

Ito R., Matsuo M., Miyaoka Y., Inoue K., Eguchi S., Kurosaki M., Ochi H., Kuroki Y., Miyazaki A.

International Conference on Advanced Communication Technology, ICACT 179 - 183 2013年04月

担当区分：責任著者記述言語：英語掲載種別：研究論文（国際会議プロシーディングス）

Korea Phenix Park 2013年01月 - 2013年01月

In this paper, we propose a wireless high resolution video transmission system with encryption and authentication. The proposed system is implemented by JPEG 2000 coding. We implement JPEG 2000 coder by GPU in CUDA which is an integrated development environment for GPU, or by JPEG 2000 codec LSI. Moreover, the authentication system can check the user information in encrypted domain using Paillier encryption. Therefore, this system is more secure than conventional systems. We show that the proposed system can achieve 4K size coding by 2.34fps with CUDA, and HD size coding by 29.98 fps with LSI codec. In addition, we demonstrate that the authentication using Paillier encryption is successful. © 2013 GIRI.

Scopus

その他リンク： https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84876247645&origin=inward

Hardware design of spatial mapper for 1.73Gbps multi-user MIMO system of IEEE802.11ac 査読有り

Setiawan H., Lanante L., Kurosaki M., Ochi H.

Proc. of 2013 3rd Int. Conf. on Instrumentation, Communications, Information Technol., and Biomedical Engineering: Science and Technol. for Improvement of Health, Safety, and Environ., ICICI-BME 2013 111 - 114 2013年01月

記述言語：英語掲載種別：研究論文（国際会議プロシーディングス）

This paper presents a spatial mapper hardware design using model based RTL provided by Synphony HLS. It is a part of a transmitter system based on IEEE 802.11ac. The speed target is 160MHz in the FPGA Altera Stratix IV EP4SE820H35C3. For spatial mapper, this speed can be achieved by two stages pipelining. The first pipeline puts inside of the complex multiplier, while the other is after the complex multiplier processing. The compilation result shows that the spatial mapper design can reach up to 203.7MHz and requires 1658 combinational circuits, 2113 ALMs, 3216 registers. © 2013 IEEE.

DOI： 10.1109/ICICI-BME.2013.6698475

Scopus

その他リンク： https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84893561701&origin=inward

Derivation of log-likelihood ratio for M-ary non-orthogonal FSK wireless system 査読有り

Nojima D., Nagao Y., Kurosaki M., Ochi H.

IEEE Vehicular Technology Conference 2012年12月

記述言語：英語掲載種別：研究論文（国際会議プロシーディングス）

Canada Quebec 2012年09月 - 2012年09月

In a soft decision Viterbi decoder, the log-likelihood ratio (LLR) metric is used to improve the performance of the error correction. On linear systems under additive white gaussian noise channel, this is straightforward as the error distribution at the input of the Viterbi decoder is also gaussian. In non-linear systems such as the M-ary non-coherent non-orthogonal frequency shift keying (FSK), this is generally not true. However, non-orthogonal non-coherent FSK LLR has not yet been proposed in literature. In this paper we derived the LLR for the M-ary non-orthogonal FSK mathematically and verified it using simulations. © 2012 IEEE.

DOI： 10.1109/VTCFall.2012.6399141

Scopus

その他リンク： https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84878896252&origin=inward

RTL design of high-speed sorted QR decomposition for MIMO decoder 査読有り

Miyaoka Y., Nagao Y., Kurosaki M., Ochi H.

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E95-A ( 11 ) 1991 - 1997 2012年11月

記述言語：英語掲載種別：研究論文（学術雑誌）

In this paper, we propose a hardware architecture of high-speed sorted QR decomposition for 4x4 MIMO wireless communication systems. QR decomposition (QRD) is commonly used in many MIMO de-tection algorithms. In particular, sorted QR decomposition (SQRD) is the advanced algorithm to improve MIMO detection performance. We design an SQRD hardware architecture by using a modified Gram-Schmidt algo-rithm with pipelining and recursive processing. In addition, we propose an extended architecture which can decompose an augmented channel matrix for MMSE MIMO detection. These architecture can be applied in high-throughput MIMO-OFDM system such as IEEE802.11n which supports data throughput of up to 600 Mbps. We implement the proposed SQRD architecture and the proposed MMSE-SQRD architecture with 179k and 334k gates in 90 nm CMOS technology. These proposed design can achieve a high performance of up to 40.8 and 50.0 million 4x4 SQRD operations per second with the maximum operating frequency of 245 and 300 MHz. Copyright © 2012 The Institute of Electronics, Information and Communication Engineers.

DOI： 10.1587/transfun.E95.A.1991

Scopus

その他リンク： https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84868338880&origin=inward

Power Supply Overlaid Real Time Communication System with OFDM for Industrial Robot Control 査読有り

Hidetsugu Koga, Masayuki Kurosaki, Hiroshi Ochi

Proc. IEEE 2012 International Symposium on Communications and Information Technologies 215 - 220 2012年10月

Modified Tomlinson Harashima Precoding Using Square Root for Multi-User MIMO Systems 査読有り

Shogo Fujita, Leonardo Lanante Jr., Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi

IEEE Vehicular Technology Conference 2012-Fall 2012年09月

Hardware Design of 1.3Gbps Multi-User MIMO System for IEEE802.11ac with LDPC decoder 査読有り

Leonardo Lanante Jr., Yuji Yokota, Yuhei Nagao, Baiko Sai, Masayuki Kurosaki, Hiroshi Ochi

International Workshop on Smart Info-Media Systems in Asia 82 - 87 2012年09月

Pilot Aided Channel Estimation for a 2x2 MIMO DVB-T2 system in High Speed Mobile Environment 査読有り

Nico Surantha, Tatsumi Uwai, Yuhei Nagao, Masayuki Kurosaki, Baiko Sai, Hiroshi Ochi

IEEE Vehicular Technology Conference 2012-Fall 2012年09月

Hardware Design of 1.3Gbps Multi-User MIMO System for IEEE802.11ac 査読有り

Leonardo Lanante Jr., Shogo Fujita, Yuji Yokota, Yuhei Nagao, Baiko Sai, Masayuki Kurosaki

IEEE Vehicular Technology Society Asia Pacific Wireless Communications Symposium 2012年08月

Model-based Design Method for Wireless System VLSI with Synopsys Synphony Tool 査読有り

Thi Hong Tran, Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi, Baiko Sai

he 2nd Solid-State Systems Symposium - VLSI & Related Technologies 283 - 289 2012年08月

JPEG 2000 Image Transmission using Encryption Domain Authentication by Paillier Cryptosystem 査読有り

Muneaki Matsuo, Masayuki Kurosaki, Akio Miyazaki, Hiroshi Ochi

IEEE International Conference on Communications 2012年06月

Sorted QR Decomposition for High-Speed MMSE MIMO Detection Based Wireless Communication Systems 査読有り

Yuya Miyaoka, Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi

Proc. 2012 IEEE International Symposium on Circuits and Systems (ISCAS2012) 2857 - 2860 2012年05月

Hardware Implementation of High Throughput RC4 Algorithm 査読有り

Thi Hong Tran, Leonardo Lanante, Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi

2012 IEEE International Symposium on Circuits and Systems (ISCAS-2012) 77 - 80 2012年05月

RTL Design of Joint CFO and IQ-Imbalance Compensator for Narrow-Band Wireless System 査読有り

Takuro Yoshida, Daisuke Nojima, Leonardo Lanante Jr. Yuhei Nagao, Masayuki Kurosaki, Baiko Sai, Hiroshi Ochi

ECTI Transaction on Computer and Infomation Technology 6 ( 1 ) 54 - 61 2012年05月

Packet Delayed Lattice Reduction Algorithm for High Performance MIMO Decoder 査読有り

Leonardo Lanante Jr., Arumjeni Mitayani, Yuhei Nagao, Masayuki Kurosaki, Hiroshi Ochi

IEEE Wireless Communications and Networking Conference (WCNC 2012) 236 - 240 2012年04月

IEEE 802.11n physical layer implementation on field programmable gate array 査読有り

Setiawan H., Nagao Y., Kurosaki M., Ochi H.

Telkomnika 10 ( 1 ) 67 - 74 2012年03月

記述言語：英語掲載種別：研究論文（国際会議プロシーディングス）

Register transfer level (RTL) development is a time cost step that requires high diligence and fidelity to get the valid interpretation of abstraction function of digital circuit. In this research, we introduce and prove that Model-Based Design Process (MBDP) is an effective and efficient way to develop a RTL complex system such as wireless communication. Using MBDP flow, we interpret, develop, and verify the physical layer RTL of a new standard that ratified on the end 2009, i.e. IEEE 802.11n wireless local area network (WLAN). The result of this research is a prototyping FPGA StratixII EP2S180 that has properly worked as a 2x2 MIMO WLAN with maximum throughput 144 Mbps. © 2012 Universitas Ahmad Dahlan.

Scopus

その他リンク： https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84883601671&origin=inward

ASIC design of 600Mbps 4×4 MIMO wireless LAN system 査読有り

Thi Hong Tran, Yuhei Nagao, Masayuki Kurosaki, Baiko Sai, Hiroshi Ochi

Proc. The 15th International Conference on Advanced Communication Technology (ICACT2012) 360 - 363 CD-ROM 2012年02月

Performance Evaluation for Multi-User MIMO IEEE 802.11acWireless LAN System 査読有り

Daisuke NOJIMA, Leonardo Lanante Jr., Yuhei NAGAO, Masayuki KUROSAKI, Hiroshi OCHI

Proc. The 15th International Conference on Advanced Communication Technology (ICACT2012) 804 - 808 CD-ROM 2012年02月

　前のページ - 次のページ　

<黒崎 正行>

論文 - 黒崎 正行

<黒崎　正行>

論文 - 黒崎　正行