Papers - NAKAMURA Kazuyuki
-
A 0.10um CMOS, 1.2V, 2GHz Phase-Locked Loop with Gain Compensation VCO Reviewed
K. Minami,M. Fukaishi,M. Mizuno,H. Onishi,K. Noda,K. Imai,T. Horiuchi,H. Yamaguchi,T. Sato,K. Nakamura,M.Yamashina
IEEE Custom Integrated Circuits Conf. (CICC) 213 - 216 2001.05
-
A 2Gb/s 21CH Low Latency Transceiver Circuit for Inter-Processor Communication Reviewed
T.Tanahashi,K.Kurisu,H.Yamaguchi,S.Tomari,T.Matsuzaka,K.Nakamura,M.Fukaishi,S.Naramoto,T.Sato
2001 ISSCC Digest of technical Papers 60 - 61 2001.02
-
A 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture Reviewed
K.Yamaguchi,M.Fukaishi,T.Sakamoto,A.Akiyama,K.Nakamura
2001 ISSCC Digest of technical Papers, 398 - 399 2001.02
-
A 20-Gb/s CMOS Multichannel Transmitter and Receiver Chip Set for Ultra-High Resolution Digital Displays Reviewed
M.Fukaishi,K.Nakamura,H.Heiuchi,Y.Hirota,Y.Nakazawa,H.Ikeno,H.Hayama,M.Yotsuyanagi
IEEE Journal of Solid-State Circuits 35 1611 - 1618 2000.11
-
A CMOS 50% duty cycle repeater using complementary phase blending Reviewed
K.Nakamura,M.Fukaishi,M.Yotsuyanagi et al
2000 Symposium on VLSI Cricuits 48 - 49 2000.06
-
A 20-Gb/s CMOS Multi-Channel Transmitter and Receiver Chip Set for Ultra-High Resolution Digital Display Reviewed
M.Fukaishi,K.Nakamura,M.Yotsuyanagi,et.al.
2000 ISSCC Digest of technical Papers 260 - 261 2000.02
-
Design Innovations for Multi-Gigahertz-Rate Communication Circuits with Deep-Submicron CMOS Technology Reviewed
M,Kurisu,M.Fukaishi,H.Asazawa,M.Nishikawa,K.Nakamura,M.Yotsuyanagi
IEICE Transactions on Electronics E82-C ( 3 ) 428 - 437 1999.03
-
A 4.25-Gb/s CMOS fiber channel transceiver with asynchronoustree-type demultiplexer and frequency conversion architecture Reviewed
M.Fukaishi,K.Nakamura,M.Sato,Y.Tsutsui,S.Kishi,M.Yotsuyanagi
IEEE Journal of Solid-State Circuits 33 2139 - 2147 1998.12
-
A 6Gbps 0.18um CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock Reviewed
K.Nakamura,M.Fukaishi,M.Yotsuyanagi et. al.
1998 Symposium on VLSI Cricuits 196 - 197 1998.06
-
A 4.25Gbps CMOS Fiber Channel Transceiver with Asynchronous Binary Tree-type Demultiplexer and Frequency Conversion Architecture Reviewed
M.Fukaishi,K.Nakamura,M.Yotsuyanagi et.,al.
1998 ISSCC Digest of technical Papers 306 - 307 1998.02
-
A 500MHz 4Mb CMOS Pipe-line Burst Cache SRAM with Point-to-Point Noise Reduction Coding I/O Reviewed
K.Nakamura,K.Takeda,H.Toyoshima,K.node,H.Ohkubo,T.Uchida,T.Shimizu,T.Itani,K.Tokashiki,K.Kishimoto
IEEE Journal of Solid-State Circuits 32 1758 - 1765 1997.11
-
A 500MHz 4Mb CMOS Pipe-line Burst Cache SRAM with Point-to-Point Noise Reduction Coding I/O Reviewed
K.Nakamura,K.Takeda,H.Toyoshima,K.node,H.Ohkubo,T.Uchida,T.Shimizu,T.Itani,K.Tokashiki ,K.Kishimoto
1997 ISSCC Digest of Technical Papers 406 - 407 1997.02
-
A 6-ns, 1.5-V, 4-Mb BiCMOS SRAM Reviewed
H.Toyoshima,S.Kuhara,K.Takeda,K.Nakamura,H.Okamura,M.Takada,H.Suzuki,H.Yoshida,T.Yamazaki
IEEE Journal of Solid-State Circuits 31 1610 - 1617 1996.11
-
A 50% Noise Reduction Interface Using Low-weight Coding Reviewed
K.Nakamura,Mark. A. Horowitz
1996 Symposium on VLSI Cricuits 144 - 145 1996.06
-
A 6-ns, 1.5-V, 4-Mb BiCMOS SRAM Reviewed
S.Kuhara,H.Toyoshima,K.Takeda,K.Nakamura,H.Okamura,M.Takada,H.Suzuki,H.Yoshida,T.Yamazaki
1996 ISSCC Digest of technical Papers 1996.02
-
PLL Timing Design Techniques for Large-scale, High-speed, Low-cost SRAMs Reviewed
K.Nakamura,S.Kuhara,T.Kimura,M.Takada,H.Suzuki,H.Yoshida,T.Yamazaki
Transactions on Electronics E78-C ( 7 ) 805 - 811 1995.07
-
Design of 1.28-GB/s Bandwidth 2-Mb SRAM for Integrated Memory Array Processor Application Reviewed
T.Kimura,K.Nakamura,Y.Aimoto,T.Manabe,N.Yamashita,Y.Fujita,S.Okazaki,M.Yamashina
IEEE Journal of Solid-State Circuits 30 637 - 643 1995.06
-
High Speed Sub-micron Bi-CMOS Memory Reviewed
M.Takada,K.Nakamura,T.Yamazaki
IEEE Transactions on Electron Devices 42 ( 3 ) 497 - 505 1995.03
-
A 3.84GIPS Integrated Memory Array Processor Reviewed
Y.Fujita,N.Yamashita,T.Kimura,K.Nakamura,S.Okazaki
IEICE transactions on Systems and Computers J78-D-I ( 2 ) 82 - 90 1995.02
-
An SIMD Type Integrated Memory Array Processor (IMAP) Reviewed
Y.Fujita,N.Yamashita,T.Kimura,K.Nakamura,S.Okazaki
International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN) 1994.12